培训方式以讲课和实验穿插进行。
This course teaches the key features and benefits of the SystemVerilog testbench language and its use in VCS. This course will provide the skills required to write an object-oriented SystemVerilog testbench and verify a device under test with coverage-driven random stimulus.
?
Concepts covered during the course include developing an interface between the SystemVerilog test program and the Device Under Test (DUT), random stimulus generation, language syntax, coding style recommendations, object oriented programming concepts, functional coverage and verification methodology (VMM) introduction.
?
During lab exercises the student will get practical experience in writing and debugging SystemVerilog testbench code using VCS and testbench debugger (DVE).By the end of this workshop you should be able to:
?
●Simulate Verilog designs using VCS
●Debug Verilog designs using VCS
●Run fast RTL-level regression tests for your Verilog design
●Run fast gate-level regression tests for your Verilog design
●Acquire the skills and knowledge to successfully implement coverage driven verification methodology using Synopsys tools
?Unit1
1, VCS Simulation Basics
2, VCS Debugging Basics
3,Debuggin with DVE
4,PostProcessing with VCD + Files
Unit 2
5, Debugging Simulation Mismatches
6, Fast RTL Level Verification
7, Fast Gate level verification
8,Code Coverage |
